


1/13

**FIG. 1**

2/13

Table entry for Device A	Context pointer	Handler routine address
Table entry for Device A DMA	Context pointer	Handler routine address
Table entry for Device B	Context pointer	Handler routine address
Table entry for Device B DMA	Context pointer	Handler routine address
⋮	⋮	⋮

FIG. 2




FIG. 3

3/13

Version no. of structure	Allows PP to check format
PP→NP message queue	
NP→PP message queue	
Flow table address	Used by NP to find flows
NP flow handler routine addresses	Used by PP when setting up flows
Debug & monitoring	NP cpu meter. NP register dump



☐ Written by PP    ☐ Written by NP

**FIG. 4**



7 state variables (to be preloaded into registers) Used for current buffer pointers cell counts, policing params, etc.	First part has a similar format in all flows. A flow is invoked by a single instructions: - loads 8 or 9 registers - jumps to handler routine
NP rx handler address	
NP tx handler address	
Current buffer	
Buffer source and/or destination	
Type, Flags	
Local buffer queue (switch flows)	
Other flow-specific data	

**FIG. 5**

4/13

**FIG. 6****FIG. 7**

5/13

**FIG. 8****FIG. 9**

6/13

1000

OCTETS field in TX_ALIGN register	Least significant 2 bits of DMA address	KEEP ALIGN flag	TX_ALIGN register word at start	Next word from memory	TX_ALIGN register word after first memory cycle	Word written to FIFO
XX	00	0	xxxx.xxxx	pqrs.vwyz	XXXX.XX00	pqrs.vwyz
XX	01	0	xxxx.xxxx	pqrs.vwXX	pqrs.vw01	No write
XX	10	0	xxxx.xxxx	pqrs.XXXX	pqrs.XX02	No write
XX	11	0	xxxx.xxxx	pqXX.XXXX	pqXX.XX03	No write
00	00	1	xxxx.xx00	pqrs.vwyz	XXXX.XX00	pqrs.vwyz
00	01	1	xxxx.xx00	pqrs.vwXX	pqrs.XX01	No write
00	10	1	xxxx.xx00	pqrs.XXXX	pqrs.XX02	No write
00	11	1	xxxx.xx00	pqXX.XXXX	pqXX.XX03	No write
01	00	1	ghij.k101	pqrs.vwyz	pqrs.vw01	yzgh.ijkl
01	01	1	ghij.k101	pqrs.vwXX	pqrs.XX02	vwqh.ijkl
01	10	1	ghij.k101	pqrs.XXXX	pqXX.XX03	rsgh.ijkl
01	11	1	ghij.k101	pqXX.XXXX	XXXX.XX00	pggh.ijkl
10	00	1	ghij.xx02	pqrs.vwyz	pqrs.XX02	vwyz.ghij
10	01	1	ghij.xx02	pqrs.vwXX	pqXX.XX03	rsvw.ghij
10	10	1	ghij.xx02	pqrs.XXXX	XXXX.XX00	pqrs.ghij
10	11	1	ghij.xx02	pqXX.XXXX	pqgh.ij01	No write
11	00	1	ghxx.xx03	pqrs.vwyz	pqXX.XX03	rsvw.yzgh
11	01	1	ghxx.xx03	pqrs.vwXX	XXXX.XX00	pqrs.vwgh
11	10	1	ghxx.xx03	pqrs.XXXX	pqrs.gh01	No write
11	11	1	ghxx.xx03	pqXX.XXXX	pqgh.XX02	No write

FIG. 10


7/13

1100


OCTETS field in TX_ALIGN register	TX_ALIGN register word at start	Word written to FIFO register	FIFO register written	TX_ALIGN after FIFO register write	Word written to FIFO
00	xxxx.xx00	pqrs.vwyz	TX FIFO0	XXXX.XX00	pqrs.vwyz
00	xxxx.xx00	XXrs.vwyz	TX FIFO1	rsvw.yz01	No write
00	xxxx.xx00	XXXX.vwyz	TX FIFO2	vwyz.XX02	No write
00	xxxx.xx00	XXXX.XXyz	TX FIFO3	yzXX.XX03	No write
01	ghij.k101	pqrs.vwyz	TX FIFO0	pqrs.vw01	yzgh.ijkl
01	ghij.k101	XXrs.vwyz	TX FIFO1	rsvw.XX02	yzgh.ijkl
01	ghij.k101	XXXX.vwyz	TX FIFO2	vwXX.XX03	yzgh.ijkl
01	ghij.k101	XXXX.XXyz	TX FIFO3	XXXX.XX00	yzgh.ijkl
10	ghij.xx02	pqrs.vwyz	TX FIFO0	pqrs.vw02	vwyz.ghij
10	ghij.xx02	XXrs.vwyz	TX FIFO1	rsXX.XX03	vwyz.ghij
10	ghij.xx02	XXXX.vwyz	TX FIFO2	XXXX.XX00	vwyz.ghij
10	ghij.xx02	XXXX.XXyz	TX FIFO3	pqgh.ij01	No write
11	ghxx.xx03	pqrs.vwyz	TX FIFO0	pqXX.XX03	rsvw.yzgh
11	ghxx.xx03	XXrs.vwyz	TX FIFO1	XXXX.XX00	rsvw.yzgh
11	ghxx.xx03	XXXX.vwyz	TX FIFO2	vwyz.gh01	No write
11	ghxx.xx03	XXXX.XXyz	TX FIFO3	yzqh.XX02	No write

FIG. 11


8/13

**FIG. 12**


9/13

**FIG. 13**


10/13

**FIG. 14**


11/13

**FIG. 15**

12/13

**FIG. 16**

13/13

**FIG. 17**